3
edits
Changes
Jump to navigation
Jump to search
Line 1:
Line 1: − {{stub}}+ − − == Specifications == − + Line 12:
Line 10: − + + + − + − === Front === + + + + + + + + + + + + + + + + + + + + + + + + + − === Back ===+ + + + − === NAND pinout ===+ + + + + + + + + + + + + + + + − === PCB overlay ===+ − === CPU with new ram === + − === Glamor Shot === + − == Test Points == − − {| class="wikitable" border="1" {{table}} − | VIN||VGND||LS||Rosc||VDD42||LDB15||LDG14||LDR13||LDR10 − |- − | BLC1||LDG13||LDG12||RICHG||VDD5||LDG15||LDR15||MC1_RES||RED − |- − | LDR14||LDG10||LDB12||PWSW||REV||LDB14||LDB10||MC1_CS2||MC1_IREQ − |- − | LDR12||P06||VSHD||||TH||LDB13||MC1_CLK||SD11_CLK||MC1_IO1 − |- − | LDG11||P04||ORANGE||||MC1_DET||SPI_MOSI||MC1_CS||||MC1_IO0 − |- − | LDB11||SG||P06||||EXTB+||PMOFF||SPI_MISO|||| − |- − | VDD-5||||P04||||PM_SLP||VCNT5||SPI_CS1|||| − |- − | P05||||DET||||BLA1||||PWSWO|||| − |- − | P07||||BLA2||||||||VDD12|||| − |- − | VDD10||||||||||||VDD33|||| − |- − | VDET-|||||||||||||||| − |- − | B+|||||||||||||||| − |- − | PVDD|||||||||||||||| − |- − | VD18|||||||||||||||| − |- − | BT+|||||||||||||||| − |- − | BT-|||||||||||||||| − |- − | |||||||||||||||| − |- − | GCK||MC1_IO4||/IRQ_0||P09||P02||R00||SPL||SD10_VDD||SD10_CLK − |- − | LDR11||||MC1_IO5||P00||R01||MC1_VDD||INI||VOLP||P08 − |- − | MC1_IO2||||||P01||R7||SPI_CS2||SND_SDI||BLUE||VOLN − |- − | MC1_IO3||||||MC1_IO6||MC1_IO7||SPI_CS3||SND_SCLK||ADPO|| − |- − | RTC_INT||||||PENIRQ||SND_WS||HP#SP||HSYNC||GSP|| − |- − | RESET||||||GPIO330||||SND_SD0||RCLK||/WiFi_RST|| − |- − | ||||||||||P03||SCL||/mRST|| − |- − | ||||||||||||||SND_MCLK|| − |- − | |||||||||||||||| − |- − | SD10_DATAO||SD10_DATA3||SD10_DATA1||X-||X+||LDG24||LDR24||LDR20||LIN − |- − | SD10_CMD||COM2||GND1||Y-||SD10_WP||Y+||LDB23||LDB21||MIC − |- − | SD10_DATA2||LDB20||LDB22||VDD28||LDR25||||LDG21||LDR22|| − |- − | COM1||ATH_TX_H||LDG25||SD10_CD||LDR21|||||||| − |- − | YELLOW||CAM_LED||SCL1||LDG23||LDR23|||||||| − |- − | AOUT||||SDA1||LDG22||LBD24|||||||| − |- − | WL_RXPE||||CAM_RST||LDG20||CAM_D3|||||||| − |- − | mFE||||DCLK||LDB25||CAM_D5|||||||| − |- − | WL_TXPE||||SCK||VSYNC||CAM_D2|||||||| − |- − | ||||GND2||CAM_D1||CAM_D7|||||||| − |- − | ||||||CAM_D0||CAM_D6|||||||| − |- − | ||||||CAM_D4|||||||||| − |- − | |||||||||||||||| − |- − | SPRP||BLC2|||||||||||||| − |- − | SPRN||CKI|||||||||||||| − |- − | SDA||SPLN|||||||||||||| − |- − | ||SPLP|||||||||||||| − |- − | ||SR|||||||||||||| − |- − | ||SL|||||||||||||| − |- − | − |} −
Updated Headers, added conventional pinouts for DSi and DSiXL
= Specifications =
*[[Cameras|Includes (2) 0.3 Megapixel VGA Cameras]]
*[[Cameras|Includes (2) 0.3 Megapixel VGA Cameras]]
*240MB(+16MB probably reserved for wear leveling purposes (e.g. replacing bad blocks)) Internal Flash Memory - Samsung kmapf0000m-S998 MOVI [[NAND]] - MMC Interface
*240MB(+16MB probably reserved for wear leveling purposes (e.g. replacing bad blocks)) Internal Flash Memory - Samsung kmapf0000m-S998 MOVI [[NAND]] - MMC Interface
*16MB RAM - NEC uPD 46128512AF1 - DDR SRAM or a Fujitsu 128-Mbit FCRAM 82DBS08164D-70L
*16MB RAM - NEC uPD 46128512AF1 - DDR SRAM or a Fujitsu 128-Mbit FCRAM 82DBS08164D-70L (datasheet: http://edevice.fujitsu.com/fj/DATASHEET/e-ds/e511454.pdf mirror:[[Media:E511454.pdf]]
*(2) 256 x 192 3.25 Inch Displays, one of which has a resistive touch screen
*(2) 256 x 192 3.25 Inch Displays, one of which has a resistive touch screen
*Backwards compatible with Nintendo DS games but not GBA games due to the lack of a gameboy cartridge port.
*Backwards compatible with Nintendo DS games but not GBA games due to the lack of a gameboy cartridge port.
*Mitsumi (MM3317A) or TI 72071B0 - Power supply and charger circuit ????
*Mitsumi (MM3317A) or TI 72071B0 - Power supply and charger circuit ????
*SD/SDHC Card slot
*SD/SDHC Card slot
*WiFi dongle with integrated 128KB SPI Flash for NVRAM, WiFi settings
*[[WiFi_Module]] with integrated 128KB SPI Flash for [[NVRAM]], WiFi settings
== Images ==
= Hardware Revisions =
== DSi ==
** board C/TWL-CPU-01 (Original rev, all pictures below)
** CPU: TWL. The latest date code picture I could find online was "0836 1m" as shown below, however other pictures with CPU covered show the NAND codes as late as 916, so...
** Suspect this is the only board where WiFi chip is available in Hybrid games like CookingCoach
** Wireless card DWM-W015
== DSi RevA ==
** board C/TWL-CPU-10 (Newer model, can someone provide a date or serial # range?)
** CPU: TWL A. Mine is "0940 2m". My US Serial # is ~ TW71848???[5]. If yours is earlier, please update this.
[[Image:TWL-CPU-10.png]]
== DSi XL ==
** board C/UTL-CPU-01
** CPU is TWL A
** Wireless card DWM-W024
= Images =
== Front ==
[[Image:Twl_front.jpg]]
[[Image:Twl_front.jpg]]
[[Image:Twl_front_traces.jpg|600px]]
The socket to the left of the ARM processor is the wifi chip socket.
The socket to the left of the ARM processor is the wifi chip socket.
TWL CPU pinout map: [[File:Twl_cpu_pinout.pdf]] (WIP)
== Back ==
[[Image:Twl_back.jpg]]
[[Image:Twl_back.jpg]]
== NAND Pinout ==
[[Image:Dsi_nand.jpg|600px]]
[[Image:Dsi_nand.jpg|600px]]
[[Image:Dsi_nanddat.png|600px]]
== NAND Pinout With Conventional Markings ==
===DSi===
[[Image:NAND_Compressed.jpg|600px]]
===DSi XL===
[[Image:Side_B_Marked_Compressed.png|600px]]
== PCB Overlay ==
[[Image:Nintendo DSi PCB Layered.jpg|600px]]
[[Image:Nintendo DSi PCB Layered.jpg|600px]]
== CPU with New RAM ==
[[Image:CPUv2.jpg]]
[[Image:CPUv2.jpg]]
== Glamor Shot ==
[[Image:Nintendo-dsi-Glamor-Shot.jpg]]
[[Image:Nintendo-dsi-Glamor-Shot.jpg]]
== References ==
== References ==
# http://en.wikipedia.org/wiki/Nintendo_DSi
# http://en.wikipedia.org/wiki/Nintendo_DSi
# http://insidetronics.blogspot.com/2008/11/new-nintendo-dsi-teardown.html
# http://insidetronics.blogspot.com/2008/11/new-nintendo-dsi-teardown.html