Stage1: Difference between revisions
m formatting and spelling fixes |
clarify error codes |
||
| (One intermediate revision by the same user not shown) | |||
| Line 13: | Line 13: | ||
## As a fallback, the console will try to boot from NVRAM. (On retail consoles, this always fails as NVRAM does not contain any bootcode.) | ## As a fallback, the console will try to boot from NVRAM. (On retail consoles, this always fails as NVRAM does not contain any bootcode.) | ||
## If one boot method fails, the bootroms will continue trying with the next one. | ## If one boot method fails, the bootroms will continue trying with the next one. | ||
# 0x200 bytes at offset 0x200 from the boot medium are read. This contains the [[Stage2|stage2 header]]. | # 0x200 bytes at offset 0x200 from the boot medium are read. This contains the [[Stage2|stage2 header]]. (For gamecart boots, the offset is 0 instead.) | ||
# The RSA signature of the stage2 header is verified, and the first two SHA1 hashes (of the rest of the stage2 header, and the hash of the RSA message itself) are verified. | # The RSA signature of the stage2 header is verified, and the first two SHA1 hashes (of the rest of the stage2 header, and the hash of the RSA message itself) are verified. | ||
# On failure, goto 10. | # On failure, goto 10. | ||
| Line 36: | Line 36: | ||
* FE: stage2 header verification failed. | * FE: stage2 header verification failed. | ||
* FD: stage2 ARM7 binary verification failed. | * FD: stage2 ARM7 binary verification failed. | ||
* FC: | * FC: stage2 ARM9 binary verification failed. | ||
The boot ROM does not use any other error codes. | The boot ROM does not use any other error codes. | ||
| Line 44: | Line 44: | ||
! Error Code !! Description | ! Error Code !! Description | ||
|- | |- | ||
| 0000FE00 || Error communicating with NAND chip (it's missing, CLK is shorted, etc.), or the most significant bit of the byte at 0x2ff of [[NVRAM]] has been cleared. | | 00FxFExx || Failed to run ntrboot exploit. | ||
|- | |||
| 0000FE00 || Error communicating with NAND chip (it's missing, CLK is shorted, etc.), or the most significant bit of the byte at 0x2ff of [[NVRAM]] has been cleared. (If you have a modchip installed, it could also mean the modchip exploit failed.) | |||
|- | |- | ||
| 0000FEFC || Integrity error in ARM9 info block of Stage 2 (address at 0x220) | | 0000FEFC || Integrity error in ARM9 info block of Stage 2 (address at 0x220) | ||
| Line 50: | Line 52: | ||
| 0000FEFD || Integrity error in ARM7 info block of Stage 2 (address at 0x230) | | 0000FEFD || Integrity error in ARM7 info block of Stage 2 (address at 0x230) | ||
|- | |- | ||
| 0000FEFE || Integrity error in the stage2 header (or error in [[NVRAM]] | | 0000FEFE || Integrity error in the stage2 header (or error in [[NVRAM]] header: first 40 bytes must have a specific value). | ||
|} | |} | ||