ARM7 BIOS: Difference between revisions
what means n/a? the answer is a bit surprising... |
Hallowizer (talk | contribs) m →SVC list: flagged HaltMaybe for checking, since it looks like the idle thread in ARM7 OS calls this in place of the CP15 stuff in ARM9. haven't looked very deep yet though |
||
| (One intermediate revision by the same user not shown) | |||
| Line 6: | Line 6: | ||
*The contents of 1) can only be read by instructions within the BIOS. It can therefore be dumped by applying some IRQ timer trick to find a usable ''ldr'' instruction or by just using the memcpy at 0x6bb0 with the usual arguments. | *The contents of 1) can only be read by instructions within the BIOS. It can therefore be dumped by applying some IRQ timer trick to find a usable ''ldr'' instruction or by just using the memcpy at 0x6bb0 with the usual arguments. | ||
*The contents of 2) can only be read until bit 0 in register '''0x04004000 or 0x04004001 (?)''' is cleared. It is disabled after it has been executed and can never be read again until the device is reset | *The contents of 2) can only be read until bit 0 in register '''0x04004000 or 0x04004001 (?)''' is cleared. It is disabled after it has been executed and can never be read again until the device is reset. | ||
== SVC list == | == SVC list == | ||
| Line 40: | Line 40: | ||
|- | |- | ||
|06 | |06 | ||
|HaltMaybe | |HaltMaybe{{check}} | ||
|n/a | |n/a | ||
|- | |- | ||