108
edits
Changes
Jump to navigation
Jump to search
Line 167:
Line 167: − +
SD/MMC/SDIO Registers (view source)
Revision as of 12:43, 2 September 2015
, 12:43, 2 September 2015→4004820h/4004A20h - SD_IRQ_MASK0-1 - Interrupt Mask (R/W)
21 SFUF MFUF TXUNDERRUN HOST tried read empty
21 SFUF MFUF TXUNDERRUN HOST tried read empty
22 SCTO MCTO CMDTIMEOUT Response start-bit timeout (NRS,NSR)
22 SCTO MCTO CMDTIMEOUT Response start-bit timeout (NRS,NSR)
23 1 ? 0 Unknown/undoc (usually set?)
23 ??? 0 Unknown/undoc (usually set) (zero after sending TX data?)
24 SBRE MBRE RXRDY (fifo not empty) (request data read)
24 SBRE MBRE RXRDY (fifo not empty) (request data read)
25 SBWE MBWE TXRQ (datafifoempty?) (request data write)
25 SBWE MBWE TXRQ (datafifoempty?) (request data write)