Line 1: |
Line 1: |
− | {{stub}}
| + | = Specifications = |
− | | |
− | == Specifications ==
| |
| | | |
| *[[Cameras|Includes (2) 0.3 Megapixel VGA Cameras]] | | *[[Cameras|Includes (2) 0.3 Megapixel VGA Cameras]] |
Line 14: |
Line 12: |
| *[[WiFi_Module]] with integrated 128KB SPI Flash for [[NVRAM]], WiFi settings | | *[[WiFi_Module]] with integrated 128KB SPI Flash for [[NVRAM]], WiFi settings |
| | | |
− | == Hardware Revisions ==
| + | |
− | * DSi
| + | |
| + | = Hardware Revisions = |
| + | |
| + | |
| + | == DSi == |
| ** board C/TWL-CPU-01 (Original rev, all pictures below) | | ** board C/TWL-CPU-01 (Original rev, all pictures below) |
| ** CPU: TWL. The latest date code picture I could find online was "0836 1m" as shown below, however other pictures with CPU covered show the NAND codes as late as 916, so... | | ** CPU: TWL. The latest date code picture I could find online was "0836 1m" as shown below, however other pictures with CPU covered show the NAND codes as late as 916, so... |
Line 21: |
Line 23: |
| ** Wireless card DWM-W015 | | ** Wireless card DWM-W015 |
| | | |
− | * DSi RevA
| + | |
| + | == DSi RevA == |
| ** board C/TWL-CPU-10 (Newer model, can someone provide a date or serial # range?) | | ** board C/TWL-CPU-10 (Newer model, can someone provide a date or serial # range?) |
| ** CPU: TWL A. Mine is "0940 2m". My US Serial # is ~ TW71848???[5]. If yours is earlier, please update this. | | ** CPU: TWL A. Mine is "0940 2m". My US Serial # is ~ TW71848???[5]. If yours is earlier, please update this. |
Line 27: |
Line 30: |
| | | |
| | | |
− | * DSi XL
| + | == DSi XL == |
| ** board C/UTL-CPU-01 | | ** board C/UTL-CPU-01 |
| ** CPU is TWL A | | ** CPU is TWL A |
| ** Wireless card DWM-W024 | | ** Wireless card DWM-W024 |
| | | |
− | == Images ==
| |
| | | |
− | === Front ===
| |
| | | |
| + | = Images = |
| + | |
| + | |
| + | == Front == |
| [[Image:Twl_front.jpg]] | | [[Image:Twl_front.jpg]] |
| [[Image:Twl_front_traces.jpg|600px]] | | [[Image:Twl_front_traces.jpg|600px]] |
Line 43: |
Line 48: |
| TWL CPU pinout map: [[File:Twl_cpu_pinout.pdf]] (WIP) | | TWL CPU pinout map: [[File:Twl_cpu_pinout.pdf]] (WIP) |
| | | |
− | === Back ===
| |
| | | |
| + | |
| + | == Back == |
| [[Image:Twl_back.jpg]] | | [[Image:Twl_back.jpg]] |
| | | |
− | === NAND pinout ===
| + | |
| + | |
| + | == NAND Pinout == |
| [[Image:Dsi_nand.jpg|600px]] | | [[Image:Dsi_nand.jpg|600px]] |
| [[Image:Dsi_nanddat.png|600px]] | | [[Image:Dsi_nanddat.png|600px]] |
| | | |
− | === PCB overlay === | + | |
| + | |
| + | == NAND Pinout With Conventional Markings == |
| + | |
| + | ===DSi=== |
| + | [[Image:NAND_Compressed.jpg|600px]] |
| + | |
| + | ===DSi XL=== |
| + | [[Image:Side_B_Marked_Compressed.png|600px]] |
| + | |
| + | |
| + | |
| + | == PCB Overlay == |
| [[Image:Nintendo DSi PCB Layered.jpg|600px]] | | [[Image:Nintendo DSi PCB Layered.jpg|600px]] |
− | === CPU with new ram ===
| |
| | | |
| + | == CPU with New RAM == |
| [[Image:CPUv2.jpg]] | | [[Image:CPUv2.jpg]] |
| | | |
− | === Glamor Shot ===
| |
| | | |
| + | == Glamor Shot == |
| [[Image:Nintendo-dsi-Glamor-Shot.jpg]] | | [[Image:Nintendo-dsi-Glamor-Shot.jpg]] |
| + | |
| | | |
| == References == | | == References == |
− |
| |
| # http://en.wikipedia.org/wiki/Nintendo_DSi | | # http://en.wikipedia.org/wiki/Nintendo_DSi |
| # http://insidetronics.blogspot.com/2008/11/new-nintendo-dsi-teardown.html | | # http://insidetronics.blogspot.com/2008/11/new-nintendo-dsi-teardown.html |