Difference between revisions of "NDMA"

From DSiBrew
Jump to navigation Jump to search
m
 
(6 intermediate revisions by 2 users not shown)
Line 117: Line 117:
 
|-
 
|-
 
|  11-10
 
|  11-10
−
|  Destination address update method.
+
|  Destination address update method. 0=Increment, 1=Decrement, 2=Fixed.
 
|-
 
|-
 
|  12
 
|  12
Line 123: Line 123:
 
|-
 
|-
 
|  14-13
 
|  14-13
−
|  Source address update method.
+
|  Source address update method. 0=Increment, 1=Decrement, 2=Fixed, 3=No address (for filling)
 
|-
 
|-
 
|  15
 
|  15
Line 129: Line 129:
 
|-
 
|-
 
|  19-16
 
|  19-16
−
|  Block transfer word count.
+
|  Block transfer word count = (1<<x) words.
 
|-
 
|-
 
|  27-24
 
|  27-24
Line 146: Line 146:
 
|  Enable/busy flag.
 
|  Enable/busy flag.
 
|}
 
|}
 +
 +
 +
== Startup modes (27-24) for ARM9 ==
 +
{| class="wikitable" border="1"
 +
!  VALUE
 +
!  DESCRIPTION
 +
|-
 +
|  0
 +
|  Timer 0
 +
|-
 +
|  1
 +
|  Timer 1
 +
|-
 +
|  2
 +
|  Timer 2
 +
|-
 +
|  3
 +
|  Timer 3
 +
|-
 +
|  4
 +
|  Game Card
 +
|-
 +
|  6
 +
|  V-Blank
 +
|-
 +
|  7
 +
|  H-Blank
 +
|-
 +
|  8
 +
|  Display
 +
|-
 +
|  9
 +
|  Work RAM
 +
|-
 +
|  10
 +
|  Geometry FIFO
 +
|-
 +
|  11
 +
|  Camera
 +
|}
 +
 +
 +
 +
== Startup modes (27-24) for ARM7 ==
 +
{| class="wikitable" border="1"
 +
!  VALUE
 +
!  DESCRIPTION
 +
|-
 +
|  0
 +
|  Timer 0
 +
|-
 +
|  1
 +
|  Timer 1
 +
|-
 +
|  2
 +
|  Timer 2
 +
|-
 +
|  3
 +
|  Timer 3
 +
|-
 +
|  4
 +
|  Game Card
 +
|-
 +
|  6
 +
|  V-Blank
 +
|-
 +
|  7
 +
|  Wireless
 +
|-
 +
|  8
 +
|  SD I/F 1
 +
|-
 +
|  9
 +
|  SD I/F 2
 +
|-
 +
|  10
 +
|  AES in
 +
|-
 +
|  11
 +
|  AES out / MIC(?)
 +
|-
 +
|  12
 +
|  MIC(?)
 +
|}
 +
 +
 +
== Block transfers ==
 +
First, a word is always 32 bits. Second, the block transfer specified in REG_NDMACNT is the smallest atom of data that will be transferred in a burst. The bus is monopolized until this block is transferred, without splitting up.
 +
 +
The next block transfer will happen after the specified time in the REG_NDMABCNT interval timer, until done.
 +
 +
== Immediate mode ==
 +
Transfers the words specified in REG_NDMAWCNT immediately following block transfer rules. REG_NDMATCNT and repeating mode are ignored.
 +
 +
== Repeating mode ==
 +
Transfers the words specified in REG_NDMAWCNT following the startup mode event. REG_DMATCNT is ignored.
 +
 +
== No immediate and no repeating mode ==
 +
Transfers the words specified in REG_NDMAWCNT for each startup event, and gets disabled when the total number of words in REG_NDMATCNT are transferred.

Latest revision as of 08:44, 26 November 2010

Registers

There's 4 NDMA channels. Arm7/Arm9 have separate NDMA.

NAME ADDRESS WIDTH
REG_NDMAGCNT 0x04004100 4
REG_NDMASAD(n) 0x04004104 + (n*0x1c) 4
REG_NDMADAD(n) 0x04004108 + (n*0x1c) 4
REG_NDMATCNT(n) 0x0400410c + (n*0x1c) 4
REG_NDMAWCNT(n) 0x04004110 + (n*0x1c) 4
REG_NDMABCNT(n) 0x04004114 + (n*0x1c) 4
REG_NDMAFDATA(n) 0x04004118 + (n*0x1c) 4
REG_NDMACNT(n) 0x0400411c + (n*0x1c) 4

REG_NDMAGCNT

BIT DESCRIPTION
19-16 Cycle selection.
31 DMA arbitration method. 0=Fixed method, 1=Round robin

REG_NDMASAD

BIT DESCRIPTION
31-0 Source data address. Must be multiple of 4.

Like old DMA, REG_NDMASAD is copied to internal registers when written to.

REG_NDMADAD

BIT DESCRIPTION
31-0 Destination data address. Must be multiple of 4.

Like old DMA, REG_NDMADAD is copied to internal registers when written to.

REG_NDMATCNT

BIT DESCRIPTION
27-0 Total number of words transferred.

REG_NDMAWCNT

BIT DESCRIPTION
23-0 Number of words to transfer.

REG_NDMABCNT

BIT DESCRIPTION
15-0 Interval timer.
17-16 Prescaler. 0=System freq, 1=1/4th freq, 2=1/16th freq, 3=1/64th freq.

REG_NDMAFDATA

BIT DESCRIPTION
31-0 Fill data.

REG_NDMACNT

BIT DESCRIPTION
11-10 Destination address update method. 0=Increment, 1=Decrement, 2=Fixed.
12 Destination address reload flag.
14-13 Source address update method. 0=Increment, 1=Decrement, 2=Fixed, 3=No address (for filling)
15 Source address reload flag.
19-16 Block transfer word count = (1<<x) words.
27-24 Startup mode.
28 Immediate mode.
29 Repeating mode.
30 IRQ enable
31 Enable/busy flag.


Startup modes (27-24) for ARM9

VALUE DESCRIPTION
0 Timer 0
1 Timer 1
2 Timer 2
3 Timer 3
4 Game Card
6 V-Blank
7 H-Blank
8 Display
9 Work RAM
10 Geometry FIFO
11 Camera


Startup modes (27-24) for ARM7

VALUE DESCRIPTION
0 Timer 0
1 Timer 1
2 Timer 2
3 Timer 3
4 Game Card
6 V-Blank
7 Wireless
8 SD I/F 1
9 SD I/F 2
10 AES in
11 AES out / MIC(?)
12 MIC(?)


Block transfers

First, a word is always 32 bits. Second, the block transfer specified in REG_NDMACNT is the smallest atom of data that will be transferred in a burst. The bus is monopolized until this block is transferred, without splitting up.

The next block transfer will happen after the specified time in the REG_NDMABCNT interval timer, until done.

Immediate mode

Transfers the words specified in REG_NDMAWCNT immediately following block transfer rules. REG_NDMATCNT and repeating mode are ignored.

Repeating mode

Transfers the words specified in REG_NDMAWCNT following the startup mode event. REG_DMATCNT is ignored.

No immediate and no repeating mode

Transfers the words specified in REG_NDMAWCNT for each startup event, and gets disabled when the total number of words in REG_NDMATCNT are transferred.

Retrieved from "https://dsibrew.org/w/index.php?title=NDMA&oldid=3261"